Glossary entry (derived from question below)
English term or phrase:
gate signal
Spanish translation:
señal de compuerta
Added to glossary by
yaotl
Mar 24, 2008 22:48
16 yrs ago
3 viewers *
English term
gate signal
English to Spanish
Tech/Engineering
Computers: Hardware
CPU operation
This time I have pasted a lot more context. Question word is between **--** below. You may also crosscheck with my prior questions last night and this morning... Thank you very much in advance!
"The Timer1 module is a 16-bit timer which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. The 16-bit timer has the following modes:
• 16-bit Timer
• 16-bit Synchronous Counter
• 16-bit Asynchronous Counter
Further, the following operational characteristics are supported:
• Timer gate operation
• Selectable prescaler settings
• Timer operation during CPU Idle and Sleep modes
• Interrupt on 16-bit period register match or falling edge of external **gate signal**
These operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1 presents a block diagram of the 16-bit timer module.
16-bit Timer Mode: In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the Period register PR1, then resets to ‘0’ and continues to count.
When the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T1CON) bit = 0. If TSIDL = 1, the timer module logic will resume
the incrementing sequence upon termination of the CPU Idle mode."
"The Timer1 module is a 16-bit timer which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. The 16-bit timer has the following modes:
• 16-bit Timer
• 16-bit Synchronous Counter
• 16-bit Asynchronous Counter
Further, the following operational characteristics are supported:
• Timer gate operation
• Selectable prescaler settings
• Timer operation during CPU Idle and Sleep modes
• Interrupt on 16-bit period register match or falling edge of external **gate signal**
These operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1 presents a block diagram of the 16-bit timer module.
16-bit Timer Mode: In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the Period register PR1, then resets to ‘0’ and continues to count.
When the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T1CON) bit = 0. If TSIDL = 1, the timer module logic will resume
the incrementing sequence upon termination of the CPU Idle mode."
Proposed translations
(Spanish)
5 +5 | señal de compuerta |
yaotl
![]() |
4 +1 | señal de compuerta/gate |
Angel Yamada (X)
![]() |
4 +1 | señal de control |
e_cuesta
![]() |
Change log
Mar 25, 2008 20:28: yaotl Created KOG entry
Proposed translations
+5
1 min
Selected
señal de compuerta
--------------------------------------------------
Note added at 2 min (2008-03-24 22:51:13 GMT)
--------------------------------------------------
http://www.galeon.com/konnan2001/TRIAC.HTML
La figura muestra un circuito con un Triac, que se utiliza para controlar la corriente a través de una carga grande. R1 y C, modifican el ángulo de fase en la señal de compuerta, debido a este corrimiento de fase, el voltaje de la compuerta esta atrasado con respecto al voltaje de línea un ángulo entre 0º y 90º.
--------------------------------------------------
Note added at 4 min (2008-03-24 22:53:14 GMT)
--------------------------------------------------
http://galia.fc.uaslp.mx/~icampos/electronica potencia I/mat...
--------------------------------------------------
Note added at 21 ore (2008-03-25 20:27:14 GMT) Post-grading
--------------------------------------------------
Mil gracias, colega. con gusto revisaré las demás preguntas.
4 KudoZ points awarded for this answer.
Comment: "Gracias! He hecho más preguntas, ¿Podrías participar por favor?"
+1
10 mins
señal de compuerta/gate
Es una señal que indica desde cuándo y por cuanto tiempo se mide o lee otra señal.
Note from asker:
Hola Angel, gracias por tu aporte. He hecho más preguntas. ¿Me puedes apoyar con tu experiencia por favor? |
Peer comment(s):
agree |
Hector Aires
: Me gustan las tres respuestas. Como bien dice e_cuestas lo de "control" funciona bien en este caso. Por lo tanto, propongo "señal de la compuerta de control" y agrí con todos.
36 mins
|
Gracias
|
+1
35 mins
señal de control
Aunque se utilice el término gate que también es la puerta o compuerta en transistores FET, MOSFET, triac, etc... en este caso no es ese el sentido que tiene la expresión. Aquí es una señal externa que permite generar una interrupción en el temporizador.
Note from asker:
Mil gracias Cuesta! ¿Me puedes apoyar con otras preguntas que estoy haciendo? |
Peer comment(s):
agree |
Hector Aires
: Me gustan las tres respuestas. Como bien dice e_cuestas lo de "control" funciona bien en este caso. Por lo tanto, propongo "señal de la compuerta de control" y agrí con todos.
10 mins
|
Something went wrong...